Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control

From MaRDI portal
Publication:2986000

DOI10.1142/S0218127417500407zbMATH Open1360.65030OpenAlexW2606334304MaRDI QIDQ2986000FDOQ2986000


Authors: Mo Qiu, Simin Yu, Yuqiong Wen, Jin-Hu Lü, Jianbin He, Zhuosheng Lin Edit this on Wikidata


Publication date: 11 May 2017

Published in: International Journal of Bifurcation and Chaos in Applied Sciences and Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1142/s0218127417500407




Recommendations




Cites Work


Cited In (4)





This page was built for publication: Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2986000)