Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control

From MaRDI portal
Publication:2986000












This page was built for publication: Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2986000)