Input Variable Assignment and Output Phase Optimization of PLA's (Q3337381)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 3869225
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Input Variable Assignment and Output Phase Optimization of PLA's |
scientific article; zbMATH DE number 3869225 |
Statements
Input Variable Assignment and Output Phase Optimization of PLA's (English)
0 references
1984
0 references
complexity of logic circuits
0 references
decoder assignment
0 references
logic design
0 references
programmable logic array
0 references
PLA minimization system
0 references
input variable assignment
0 references
output phase assignment
0 references
essential prime implicants detection
0 references
control circuits
0 references
arithmetic functions
0 references
0.8001880049705505
0 references
0.7612127065658569
0 references
