Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness (Q3340134)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness |
scientific article; zbMATH DE number 3874596
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness |
scientific article; zbMATH DE number 3874596 |
Statements
Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness (English)
0 references
1984
0 references
preemptive scheduling
0 references
maximum lateness
0 references
memory requirements
0 references
0.9429749
0 references
0.94107354
0 references
0.89860016
0 references
0.8940172
0 references
0.8937558
0 references
0.8903929
0 references
0.8895038
0 references
0.8893946
0 references
