Fault-Tolerant Multiprocessor Link and Bus Network Architectures (Q3340781)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 3873240
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Fault-Tolerant Multiprocessor Link and Bus Network Architectures |
scientific article; zbMATH DE number 3873240 |
Statements
Fault-Tolerant Multiprocessor Link and Bus Network Architectures (English)
0 references
1985
0 references
algorithmic routing, circuit switching
0 references
fault-tolerant communication
0 references
multiple bus network
0 references
multiprocessor networks
0 references
packet switching
0 references
shuffle-exchange graph
0 references
regular networks
0 references
fault tolerance
0 references
0.8759060502052307
0 references
0.7956186532974243
0 references
0.7910761833190918
0 references
0.7905856370925903
0 references
0.7895434498786926
0 references
