Fault-Tolerant Multiprocessor Link and Bus Network Architectures
From MaRDI portal
Recommendations
- On an Optimally Fault-Tolerant Multiprocessor Network Architecture
- An extensible fault-tolerant network architecture
- Large fault-tolerant interconnection networks
- A Regular Fault-Tolerant Architecture for Interconnection Networks
- Design and analysis of fault-tolerant multibus interconnection networks
Cited in
(19)- On the connectivity of the De Bruijn graph
- Supercube: An optimally fault tolerant network architecture
- Design and analysis of fault-tolerant multibus interconnection networks
- An algorithm for routing messages between processing elements in a multiprocessor system which tolerates a maximal number of faulty links
- Fault-tolerance analysis of multibus multiprocessor system
- A depth-first search routing algorithm for star graphs and its performance evaluation
- Bus interconnection networks
- Approximate Moore graphs are good expanders
- Topological properties of star graphs
- A new family of trivalent Cayley networks on wreath product \(Z_{m}\wr S_{n}^\ast\)
- Shuffle-ring: A new constant-degree network
- Dynamically Restructurable Fault-Tolerant Processor Network Architectures
- A Regular Fault-Tolerant Architecture for Interconnection Networks
- Fault-Tolerant Hierarchical Networks for Shared Memory Multiprocessors and their Bandwidth Analysis
- On an Optimally Fault-Tolerant Multiprocessor Network Architecture
- scientific article; zbMATH DE number 7378741 (Why is no real title available?)
- Communication structures in fault‐tolerant distributed systems
- An extended generalized hypercube as a fault-tolerant system area network for multiprocessor systems
- Graph theoretic characterization and reliability of the multiple-clique network
This page was built for publication: Fault-Tolerant Multiprocessor Link and Bus Network Architectures
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3340781)