A Regular Fault-Tolerant Architecture for Interconnection Networks
From MaRDI portal
Recommendations
- An almost regular fault tolerant network with arbitrary number of nodes
- On an Optimally Fault-Tolerant Multiprocessor Network Architecture
- Fault-Tolerant Multiprocessor Link and Bus Network Architectures
- An extensible fault-tolerant network architecture
- On diagnosability of large fault sets in regular topology-based computer systems
Cited in
(14)- Analysis and design of fault-tolerant capability of single-stage interconnect ion network RMISE
- Communication aspects of networks based on geometric incidence relations
- An easily-diagnosable fault-tolerant binary tree architecture
- An extensible fault-tolerant network architecture
- An almost regular fault tolerant network with arbitrary number of nodes
- Fault-Tolerant Multiprocessor Link and Bus Network Architectures
- Dynamically Restructurable Fault-Tolerant Processor Network Architectures
- On an Optimally Fault-Tolerant Multiprocessor Network Architecture
- The number of spanning trees of the regular networks
- scientific article; zbMATH DE number 842893 (Why is no real title available?)
- Communication structures in fault‐tolerant distributed systems
- A synthesis approach to design optimally fault tolerant network architecture
- A regular scalable fault tolerant interconnection network for distributed processing
- Graph theoretic characterization and reliability of the multiple-clique network
This page was built for publication: A Regular Fault-Tolerant Architecture for Interconnection Networks
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3690760)