An extensible fault-tolerant network architecture
From MaRDI portal
Recommendations
- A Regular Fault-Tolerant Architecture for Interconnection Networks
- Fault-tolerant logical network structures
- Fault tolerant network constructors
- Fault-tolerant multistage interconnection network
- A synthesis approach to design optimally fault tolerant network architecture
- Fault-Tolerant Circuit-Switching Networks
- scientific article; zbMATH DE number 640491
- scientific article; zbMATH DE number 4059297
Cited in
(12)- The Connection Network class for Fault Tolerant Meshes
- Study of self-adaptable fault tolerance in storage network
- Fault-Tolerant Multiprocessor Link and Bus Network Architectures
- An almost regular fault tolerant network with arbitrary number of nodes
- A Regular Fault-Tolerant Architecture for Interconnection Networks
- A synthesis approach to design optimally fault tolerant network architecture
- scientific article; zbMATH DE number 2080819 (Why is no real title available?)
- scientific article; zbMATH DE number 436067 (Why is no real title available?)
- Fault-tolerant expansion of system area networks in multiprocessor computer systems
- An easily-diagnosable fault-tolerant binary tree architecture
- Dynamically Restructurable Fault-Tolerant Processor Network Architectures
- On an Optimally Fault-Tolerant Multiprocessor Network Architecture
This page was built for publication: An extensible fault-tolerant network architecture
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1329504)