A class of unidirectional bit serial systolic architectures for multiplicative inversion and division over GF(2/sup m/) (Q3417013)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 5103997
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A class of unidirectional bit serial systolic architectures for multiplicative inversion and division over GF(2/sup m/) |
scientific article; zbMATH DE number 5103997 |
Statements
A class of unidirectional bit serial systolic architectures for multiplicative inversion and division over GF(2/sup m/) (English)
0 references
9 January 2007
0 references
systolic arrays
0 references
0.8485085368156433
0 references
0.8452792167663574
0 references
0.8399797081947327
0 references
0.8390331864356995
0 references
