A low latency architecture for computing multiplicative inverses and divisions in GF(2/sup m/) (Q4553217)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1798153
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A low latency architecture for computing multiplicative inverses and divisions in GF(2/sup m/) |
scientific article; zbMATH DE number 1798153 |
Statements
A low latency architecture for computing multiplicative inverses and divisions in GF(2/sup m/) (English)
0 references
10 June 2003
0 references
finite field division
0 references
finite field inverse
0 references
finite field multiplier
0 references
VLSI architecture
0 references
0.9076266
0 references
0.90001386
0 references
0.8963487
0 references
0.89261806
0 references
0.88603604
0 references
0.8857475
0 references
0.8825421
0 references
0.8785151
0 references
