Invited paper Data rate optimization in synchronous circuits (Q3479985)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Invited paper Data rate optimization in synchronous circuits |
scientific article; zbMATH DE number 4150092
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Invited paper Data rate optimization in synchronous circuits |
scientific article; zbMATH DE number 4150092 |
Statements
Invited paper Data rate optimization in synchronous circuits (English)
0 references
1989
0 references
data rate
0 references
synchronous circuit
0 references
clock period
0 references
0.7506796717643738
0 references
0.7504256963729858
0 references
0.7441145777702332
0 references
0.7165582180023193
0 references
0.7165582180023193
0 references
