Algorithm and circuit design for secondary Booth encoded multiplier (Q3500764)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Algorithm and circuit design for secondary Booth encoded multiplier |
scientific article; zbMATH DE number 5283580
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Algorithm and circuit design for secondary Booth encoded multiplier |
scientific article; zbMATH DE number 5283580 |
Statements
3 June 2008
0 references
multiplier
0 references
secondary Booth recoding
0 references
module multiplication
0 references
Rivest Shamir and Adleman (RSA) algorithm
0 references
0.7968823909759521
0 references
0.7574974894523621
0 references
0.7289548516273499
0 references
0.7256202101707458
0 references
0.7191162705421448
0 references
