Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures (Q3547697)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures |
scientific article; zbMATH DE number 5455027
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures |
scientific article; zbMATH DE number 5455027 |
Statements
Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures (English)
0 references
21 December 2008
0 references
Low-density parity-check, codes (LDPC)
0 references
memory mapping
0 references
parallel implementation
0 references
turbo codes
0 references
0.763588011264801
0 references
0.7468302249908447
0 references
0.7462143898010254
0 references
0.7406441569328308
0 references
