Square-Rooting Algorithms for High-Speed Digital Circuits (Q3680276)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 3902033
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Square-Rooting Algorithms for High-Speed Digital Circuits |
scientific article; zbMATH DE number 3902033 |
Statements
Square-Rooting Algorithms for High-Speed Digital Circuits (English)
0 references
1985
0 references
binary square rooting
0 references
parallel reduction of summands
0 references
redundant number notation
0 references
0.8022949695587158
0 references
0.7880333065986633
0 references
0.7796645164489746
0 references
