Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits (Q3716977)

From MaRDI portal
scientific article
Language Label Description Also known as
English
Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
scientific article

    Statements

    Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits (English)
    0 references
    0 references
    0 references
    1986
    0 references
    0 references
    test invalidation
    0 references
    testable designs
    0 references