RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking (Q3840911)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1190113
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking |
scientific article; zbMATH DE number 1190113 |
Statements
RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking (English)
0 references
13 August 1998
0 references
register transfer level verification
0 references
symbolic model checking
0 references
asynchronous circuits
0 references
timing assumptions
0 references
time discretization
0 references
0.8036962151527405
0 references
0.794776439666748
0 references
0.785400927066803
0 references
