VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements (Q3840919)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements |
scientific article; zbMATH DE number 1190116
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements |
scientific article; zbMATH DE number 1190116 |
Statements
VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements (English)
0 references
13 August 1998
0 references
CELP
0 references
FS1016
0 references
speech coding
0 references
VLSI
0 references
low power
0 references
0.83804286
0 references
0.82562995
0 references
0.82012385
0 references
0.81854606
0 references
0.81593996
0 references
0 references
