FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder (Q4590345)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder |
scientific article; zbMATH DE number 6809896
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder |
scientific article; zbMATH DE number 6809896 |
Statements
FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder (English)
0 references
20 November 2017
0 references
0.87764066
0 references
0.86327344
0 references
0.8601303
0 references
0.8474064
0 references
