New lower bound techniques for VLSI (Q3950484)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: New lower bound techniques for VLSI |
scientific article; zbMATH DE number 3769539
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | New lower bound techniques for VLSI |
scientific article; zbMATH DE number 3769539 |
Statements
New lower bound techniques for VLSI (English)
0 references
1984
0 references
crossing number
0 references
wire area
0 references
layout area
0 references
maximum edge length
0 references
N-node planar graph
0 references
area-efficient chip layouts
0 references
bisection width
0 references
graph embedding
0 references
mesh of trees
0 references
parallel computation
0 references
separator
0 references
Thompson grid model
0 references
tree of meshes
0 references
very large scale integration
0 references
wire length
0 references
