On retiming for FPGA logic module minimization (Q4224366)
From MaRDI portal
!
WARNING
This is the item page for this Wikibase entity, intended for internal use and editing purposes.
Please use the normal view instead:
scientific article; zbMATH DE number 1238353
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | On retiming for FPGA logic module minimization |
scientific article; zbMATH DE number 1238353 |
Statements
On retiming for FPGA logic module minimization (English)
0 references
12 January 1999
0 references
FPGA
0 references
logic module
0 references
retiming
0 references
linear program
0 references
0.8344315886497498
0 references
0.8046072125434875
0 references
0.7815924882888794
0 references
0.7642332315444946
0 references
