On nominal delay minimization in LUT-based FPGA technology mapping (Q4331997)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Publication:4331997 |
scientific article; zbMATH DE number 983679
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | On nominal delay minimization in LUT-based FPGA technology mapping |
scientific article; zbMATH DE number 983679 |
Statements
On nominal delay minimization in LUT-based FPGA technology mapping (English)
0 references
27 February 1997
0 references
Combinational logic synthesis
0 references
FPGA
0 references
Technology mapping
0 references
0.8733981847763062
0 references
0.865522563457489
0 references
0.7230672836303711
0 references
