A backtracing-oriented procedure for the analysis of combinational gate-level designs (Q4332009)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A backtracing-oriented procedure for the analysis of combinational gate-level designs |
scientific article; zbMATH DE number 983686
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A backtracing-oriented procedure for the analysis of combinational gate-level designs |
scientific article; zbMATH DE number 983686 |
Statements
A backtracing-oriented procedure for the analysis of combinational gate-level designs (English)
0 references
27 February 1997
0 references
Automatic test pattern generation
0 references
Backtracing
0 references
Circuit analysis
0 references
Design decomposition
0 references
Gate level design
0 references
0.8311552
0 references
0.8236323
0 references
0.82178724
0 references
0 references
0.8160242
0 references
