A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer (Q436815)
From MaRDI portal
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer |
scientific article |
Statements
A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer (English)
0 references
26 July 2012
0 references
FPGA
0 references
pipeline
0 references
reduction
0 references
accumulator
0 references
sparse matrix
0 references
iterative solver
0 references
reconfigurable computer
0 references
