A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer

DOI10.1016/J.JPDC.2008.03.004zbMATH Open1243.68134OpenAlexW2083682931MaRDI QIDQ436815FDOQ436815

Authors: Gerald R. Morris, Viktor K. Prasanna 

Publication date: 26 July 2012

Published in: Journal of Parallel and Distributed Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jpdc.2008.03.004

Recommendations

• Reconfigurable computing. The theory and practice of FPGA-based computation.
• scientific article; zbMATH DE number 1941181
• Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.
• Dynamic reconfiguration architectures for multi-context FPGAs
• Compilation Techniques for Reconfigurable Architectures

zbMATH Keywords

sparse matrixiterative solverreductionFPGApipelineaccumulatorreconfigurable computer

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20) Computer system organization (68M99)

Cites Work

• Methods of conjugate gradients for solving linear systems
• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)

Cited In (5)

• Improving software performance with configurable logic
• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)

Uses Software

• SPARSKIT

This page was built for publication: A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q436815)