A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer

From MaRDI portal
(Redirected from Publication:436815)








Describes a project that uses

Uses Software





This page was built for publication: A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q436815)