A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer

From MaRDI portal

(Redirected from A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer)

Jump to:navigation, search

WARNING: Page is not linked to a MaRDI-Entity. Please add Sitelink / Wikibase-link.

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=A_pipelined-loop-compatible_architecture_and_algorithm_to_reduce_variable-length_sets_of_floating-point_data_on_a_reconfigurable_computer&oldid=61857156"