A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
From MaRDI portal
(Redirected from Publication:436815)
Recommendations
- Reconfigurable computing. The theory and practice of FPGA-based computation.
- scientific article; zbMATH DE number 1941181
- Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.
- Dynamic reconfiguration architectures for multi-context FPGAs
- Compilation Techniques for Reconfigurable Architectures
Cites work
Cited in
(5)- Improving software performance with configurable logic
- scientific article; zbMATH DE number 1941118 (Why is no real title available?)
- scientific article; zbMATH DE number 1941119 (Why is no real title available?)
- scientific article; zbMATH DE number 1849109 (Why is no real title available?)
- scientific article; zbMATH DE number 1941139 (Why is no real title available?)
This page was built for publication: A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q436815)