Improving software performance with configurable logic

DOI10.1023/A:1020359206122MaRDI QIDQ1857132zbMATH OpenOpenAlexFDO

Authors Jason Villarreal, Dinesh Suresh, Greg Stitt, Frank Vahid, Walid Najjar

Publication date 17 February 2003

Published in Design Automation for Embedded Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1020359206122

zbMATH Keywords

synthesisembedded systemsFPGAlow energycodesignHardware/software partitioning

Mathematics Subject Classification ID

General topics in the theory of software (68N01) Computing methodologies and applications (68U99)

Recommendations

• Interprocedural compiler optimization for partial run-time reconfiguration
• scientific article; zbMATH DE number 1849099
• A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
• Dynamic reconfigurable architectures and transparent optimization techniques. Automatic acceleration of software execution
• Configuring of algorithms in mapping into hardware

Cited in

(1)

• scientific article; zbMATH DE number 1941122 (Why is no real title available?)

This page was built for publication: Improving software performance with configurable logic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1857132)