Prototyping framework for reconfigurable processors

DOI10.1007/3-540-44687-7_2MaRDI QIDQ4787308zbMATH OpenFDO

Authors Sergej Sawitski, Steffen Köhler, Rainer G. Spallek

Publication date 6 January 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-44687-7_2

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1941181
• Initial analysis of the Proteus architecture
• Reconfigurable computing and reactive systems
• scientific article; zbMATH DE number 1941172
• Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.

Cited in

(19)

• Context switching in a run-time reconfigurable system
• Improving software performance with configurable logic
• High performance memory communication architectures for coarse-grained reconfigurable computing systems
• scientific article; zbMATH DE number 1941061 (Why is no real title available?)
• scientific article; zbMATH DE number 1941096 (Why is no real title available?)
• scientific article; zbMATH DE number 1941097 (Why is no real title available?)
• scientific article; zbMATH DE number 1941121 (Why is no real title available?)
• scientific article; zbMATH DE number 1941152 (Why is no real title available?)
• scientific article; zbMATH DE number 1941172 (Why is no real title available?)
• scientific article; zbMATH DE number 1941181 (Why is no real title available?)
• scientific article; zbMATH DE number 2079657 (Why is no real title available?)
• An emulator for exploring RaPiD configurable computing architectures
• CRISP: A template for reconfigurable instruction set processors
• Initial analysis of the Proteus architecture
• The MOLEN -coded processor
• scientific article; zbMATH DE number 2090632 (Why is no real title available?)
• The VHDL implementation of reconfigurable MIPS processor
• Automatic Generation of Miniaturized Synthetic Proxies for Target Applications to Efficiently Design Multicore Processors
• Performance advantage of reconfigurable cache design on multicore processor systems

This page was built for publication: Prototyping framework for reconfigurable processors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4787308)