A reconfigurable processor architecture

DOI10.1007/3-540-46117-5_131MaRDI QIDQ4408324zbMATH OpenFDO

Authors Adronis Niyonkuru, Göran Eggers, Hans Christoph Zeidler

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24381160.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• Prototyping framework for reconfigurable processors
• scientific article; zbMATH DE number 1258204
• Initial analysis of the Proteus architecture
• A generalized execution model for programming on reconfigurable architectures and an architecture supporting the model
• Partially reconfigurable cores for Xilinx Virtex

Cited in

(27)

• The universal configurable block/machine -- an approach for a configurable SoC-architecture
• Reconfigurable-computing technology
• Reconfigurable coprocessor for multimedia application domain
• scientific article; zbMATH DE number 1258204 (Why is no real title available?)
• A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
• Field-programmable custom computing machines --- A taxonomy
• Partially reconfigurable cores for Xilinx Virtex
• A generalized execution model for programming on reconfigurable architectures and an architecture supporting the model
• A framework for teaching (re)configurable architectures in student projects
• REFLIX: A processor core for reactive embedded applications
• A quantitative understanding of the performance of reconfigurable coprocessors
• scientific article; zbMATH DE number 2040831 (Why is no real title available?)
• scientific article; zbMATH DE number 2079657 (Why is no real title available?)
• scientific article; zbMATH DE number 2079658 (Why is no real title available?)
• Software controlled reconfigurable on-chip memory for high performance computing
• Technology trends and adaptive computing
• Chip-based reconfigurable task management
• Run-time optimized reconfiguration using instruction forecasting
• CRISP: A template for reconfigurable instruction set processors
• Dynamically reconfigurable cores
• Prototyping framework for reconfigurable processors
• The MOLEN -coded processor
• Arithmetic operation oriented reconfigurable chip: RHW
• scientific article; zbMATH DE number 2090632 (Why is no real title available?)
• The VHDL implementation of reconfigurable MIPS processor
• Dynamic reconfigurable architectures and transparent optimization techniques. Automatic acceleration of software execution
• Hyperreconfigurable architectures and the partition into hypercontexts problem

This page was built for publication: A reconfigurable processor architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408324)