Dynamically reconfigurable cores

DOI10.1007/3-540-44687-7_48MaRDI QIDQ4786162zbMATH OpenFDO

Authors John MacBeth, Patrick Lysaght

Publication date 12 December 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2147/21470462

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1941181
• scientific article; zbMATH DE number 7651196
• scientific article; zbMATH DE number 1941081
• Optimization of dynamic hardware reconfigurations
• scientific article; zbMATH DE number 1258204
• Dynamic reconfiguration architectures for multi-context FPGAs

Cited in

(12)

• Dynamic reconfiguration architectures for multi-context FPGAs
• Low power encoding techniques for dynamically reconfigurable hardware
• Dynamically reconfigurable systems. Architectures, design methods and applications
• Parallel reconfiguration in an image-processing context
• scientific article; zbMATH DE number 1941067 (Why is no real title available?)
• scientific article; zbMATH DE number 1941068 (Why is no real title available?)
• scientific article; zbMATH DE number 1941069 (Why is no real title available?)
• scientific article; zbMATH DE number 1941081 (Why is no real title available?)
• scientific article; zbMATH DE number 1941122 (Why is no real title available?)
• Chip-based reconfigurable task management
• scientific article; zbMATH DE number 7651196 (Why is no real title available?)
• Improving adaptability and per-core performance of many-core processors through reconfiguration

This page was built for publication: Dynamically reconfigurable cores

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786162)