Arithmetic operation oriented reconfigurable chip: RHW

DOI10.1007/3-540-44687-7_66MaRDI QIDQ4787327zbMATH OpenFDO

Authors Tsukasa Yamauchi, Shogo Nakaya, Takeshi Inuo, Nobuki Kajihara

Publication date 6 January 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-44687-7_66

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.
• A reconfigurable processor architecture
• Architecture design of a reconfigurable multiplier for flexible coarse-grain implementations
• A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
• Guide to FPGA implementation of arithmetic functions

Cited in

(1)

• Wordlength as an architectural parameter for reconfigurable computing devices

This page was built for publication: Arithmetic operation oriented reconfigurable chip: RHW

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4787327)