Wordlength as an architectural parameter for reconfigurable computing devices

DOI10.1007/3-540-46117-5_69MaRDI QIDQ4408174zbMATH OpenFDO

Authors Tony Stansfield

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24380667.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• A n-bit reconfigurable scalar quantiser
• Reconfigurable-computing technology
• A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
• Arithmetic operation oriented reconfigurable chip: RHW
• Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.

Cited in

(1)

• A n-bit reconfigurable scalar quantiser

This page was built for publication: Wordlength as an architectural parameter for reconfigurable computing devices

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408174)