Embedded reconfigurable logic core for DSP applications

DOI10.1007/3-540-46117-5_11MaRDI QIDQ4407294zbMATH OpenFDO

Authors Katarzyna Leijten-Nowak, Jef L. van Meerbergen

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24380089.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• Reconfigurable computing for digital signal processing: A survey
• Reconfigurable coprocessor for multimedia application domain
• Prototyping framework for reconfigurable processors
• scientific article; zbMATH DE number 5080951
• Reconfigurable computing and reactive systems

Cited in

(3)

• Embedding of dedicated high-performance ASICs into reconfigurable systems providing additional multimedia functionality
• Reconfigurable computing for digital signal processing: A survey
• Design methodology of a low-energy reconfigurable single-chip DSP system

This page was built for publication: Embedded reconfigurable logic core for DSP applications

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4407294)