High performance memory communication architectures for coarse-grained reconfigurable computing systems

MaRDI QIDQ2753623zbMATH OpenFDO

Authors Michael Herz

Publication date 11 November 2001

zbMATH Keywords

data sequencingreconfigurable computing

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Mathematical problems of computer architecture (68M07) Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 1757973
• Prototyping framework for reconfigurable processors
• Memory synthesis for FPGA-based reconfigurable computers
• Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.
• scientific article; zbMATH DE number 1482585

Cited in

(3)

• scientific article; zbMATH DE number 1482585 (Why is no real title available?)
• Software controlled reconfigurable on-chip memory for high performance computing
• scientific article; zbMATH DE number 1757973 (Why is no real title available?)

This page was built for publication: High performance memory communication architectures for coarse-grained reconfigurable computing systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2753623)