Memory synthesis for FPGA-based reconfigurable computers

DOI10.1007/3-540-44687-7_8MaRDI QIDQ4786092zbMATH OpenFDO

Authors Amit Kasat, Iyad Ouaiss, Ranga Vemuri

Publication date 12 December 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2147/21470070, http://rave.ohiolink.edu/etdc/view?acc_num=ucin988222220

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• Constructive Synthesis of Memory-Intensive Accelerators for FPGA From Nested Loop Kernels
• 5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs
• An implementation of membrane computing using reconfigurable hardware
• Software controlled reconfigurable on-chip memory for high performance computing
• scientific article; zbMATH DE number 1955870

Cited in

(7)

• Reconfiguration on nanocrossbar using material implication
• High performance memory communication architectures for coarse-grained reconfigurable computing systems
• 5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs
• Byte access method for wide data bus memory based on FPGA
• scientific article; zbMATH DE number 2172810 (Why is no real title available?)
• Macrocell architectures for product term embedded memory arrays
• Data buffering and allocation in mapping generalized template matching on reconfigurable systems

This page was built for publication: Memory synthesis for FPGA-based reconfigurable computers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786092)