Memory architectures for embedded systems-on-chip

DOI10.1007/3-540-36265-7_61MaRDI QIDQ4417529zbMATH OpenFDO

Authors Preeti Ranjan Panda, Nikil Dutt

Publication date 29 July 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2552/25520647.htm

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Recommendations

• Memory design and exploration for low power, embedded systems
• scientific article; zbMATH DE number 1762859
• Energy/performance design of memory hierarchies for processor-in-memory chips
• VLSI memory chip design

Cited in

(10)

• Memory design and exploration for low power, embedded systems
• A sensitivity-based design space exploration methodology for embedded systems
• Using FORAY models to enable MPSoC memory optimizations
• The customization landscape for embedded systems
• scientific article; zbMATH DE number 2079647 (Why is no real title available?)
• scientific article; zbMATH DE number 1746886 (Why is no real title available?)
• The DIVA emulator: accelerating architecture studies for PIM-based systems
• scientific article; zbMATH DE number 1762859 (Why is no real title available?)
• Macrocell architectures for product term embedded memory arrays
• Memory synthesis for FPGA-based reconfigurable computers

This page was built for publication: Memory architectures for embedded systems-on-chip

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4417529)