An optimized S-Box circuit architecture for low power AES design (Q4425698)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1979283
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | An optimized S-Box circuit architecture for low power AES design |
scientific article; zbMATH DE number 1979283 |
Statements
11 September 2003
0 references
0.7768310904502869
0 references
0.7649487853050232
0 references
0.7611536979675293
0 references
0.7579795122146606
0 references
0.7501217722892761
0 references
An optimized S-Box circuit architecture for low power AES design (English)
0 references
