Pseudo-Vectorization and RISC Optimization Techniques for the Hitachi SR8000 Architecture (Q4429610)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1986127
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Pseudo-Vectorization and RISC Optimization Techniques for the Hitachi SR8000 Architecture |
scientific article; zbMATH DE number 1986127 |
Statements
Pseudo-Vectorization and RISC Optimization Techniques for the Hitachi SR8000 Architecture (English)
0 references
26 September 2003
0 references
vector supercomputers
0 references
performance
0 references
0.6998575925827026
0 references
0.6968926191329956
0 references
