Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults (Q4589533)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults |
scientific article; zbMATH DE number 6805674
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults |
scientific article; zbMATH DE number 6805674 |
Statements
Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults (English)
0 references
10 November 2017
0 references
0.8764961
0 references
0.87617284
0 references
0.87415004
0 references
0 references
0.8589284
0 references
0.8533895
0 references
