Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults

DOI10.1109/TC.2007.70784zbMATH Open1374.94968MaRDI QIDQ4589533FDOQ4589533

Berk Sunar, Gunnar Gaubatz, Erkay Savaş

Publication date: 10 November 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Recommendations

• Design of cryptographic devices resilient to fault injection attacks using nonlinear robust codes
• Tamper resilient circuits: the adversary at the gates
• Circuits resilient to additive attacks with applications to secure computation
• Early Analysis of Fault-based Attack Effects in Secure Circuits
• Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard
• Adaptive security of Yao's garbled circuits

Mathematics Subject Classification ID

Applications of design theory to circuits and networks (94C30)

Cited In (2)

• Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches
• A Note on Strongly Fault-Secure Sequential Circuits

This page was built for publication: Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4589533)