Tamper resilient circuits: the adversary at the gates
From MaRDI portal
Publication:2867151
DOI10.1007/978-3-642-42045-0_9zbMATH Open1314.94078OpenAlexW146677170MaRDI QIDQ2867151FDOQ2867151
Yiannis Tselekounis, Aggelos Kiayias
Publication date: 10 December 2013
Published in: Advances in Cryptology - ASIACRYPT 2013 (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-642-42045-0_9
Recommendations
- Tamper-Proof Circuits: How to Trade Leakage for Tamper-Resilience
- Securing circuits and protocols against \(1/\mathrm{poly}(k)\) tampering rate
- Securing circuits against constant-rate tampering
- Private Circuits II: Keeping Secrets in Tamperable Circuits
- On the impossibility of cryptography with tamperable randomness
Cited In (12)
- Continuously non-malleable codes in the split-state model
- Locally decodable and updatable non-malleable codes and their applications
- Subversion-resilient signatures: definitions, constructions and applications
- Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults
- Efficiently testable circuits without conductivity
- Title not available (Why is that?)
- Tamper-Proof Circuits: How to Trade Leakage for Tamper-Resilience
- Private Circuits II: Keeping Secrets in Tamperable Circuits
- Steel: composable hardware-based stateful and randomised functional encryption
- (Continuous) Non-malleable Codes for Partial Functions with Manipulation Detection and Light Updates
- Bounded tamper resilience: how to go beyond the algebraic barrier
- Non-malleable Codes with Split-State Refresh
This page was built for publication: Tamper resilient circuits: the adversary at the gates
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2867151)
