Optimizing pairwise box intersection checking on GPUs for large-scale simulations (Q4635224)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Optimizing pairwise box intersection checking on GPUs for large-scale simulations |
scientific article; zbMATH DE number 6860017
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Optimizing pairwise box intersection checking on GPUs for large-scale simulations |
scientific article; zbMATH DE number 6860017 |
Statements
Optimizing Pairwise Box Intersection Checking on GPUs for Large-Scale Simulations (English)
0 references
16 April 2018
0 references
box intersection checking
0 references
data compression
0 references
load-balancing
0 references
pipelined execution
0 references
0.7078888416290283
0 references
0.6525103449821472
0 references
0.645339846611023
0 references
0.6389035582542419
0 references
