Reducing the use of resources in the FPGA circuit of a Moore FSM (Q466444)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Reducing the use of resources in the FPGA circuit of a Moore FSM |
scientific article; zbMATH DE number 6361695
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Reducing the use of resources in the FPGA circuit of a Moore FSM |
scientific article; zbMATH DE number 6361695 |
Statements
Reducing the use of resources in the FPGA circuit of a Moore FSM (English)
0 references
27 October 2014
0 references
Moore finite-state machine
0 references
flowgraph of an algorithm
0 references
pseudoequivalent state
0 references
FPGA
0 references
0.8393970727920532
0 references
0.7992165684700012
0 references
0.7990594506263733
0 references
