Hardware reduction for LUT-based Mealy FSMs (Q1797893)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Hardware reduction for LUT-based Mealy FSMs |
scientific article; zbMATH DE number 6960404
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Hardware reduction for LUT-based Mealy FSMs |
scientific article; zbMATH DE number 6960404 |
Statements
Hardware reduction for LUT-based Mealy FSMs (English)
0 references
22 October 2018
0 references
Mealy FSM
0 references
synthesis
0 references
FPGA
0 references
LUT
0 references
partition
0 references
encoding collections of output variables
0 references
0 references
0 references
0 references
0.8424188
0 references
0.8326825
0 references
0.8310943
0 references
0 references
