Accelerating lattice reduction with FPGAs (Q3584979)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Accelerating lattice reduction with FPGAs |
scientific article; zbMATH DE number 5776509
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Accelerating lattice reduction with FPGAs |
scientific article; zbMATH DE number 5776509 |
Statements
Accelerating Lattice Reduction with FPGAs (English)
0 references
31 August 2010
0 references
FPGA
0 references
Euclidean lattices
0 references
Shortest Vector Problem
0 references
0.7675236463546753
0 references
0.7664704322814941
0 references
0.7650783658027649
0 references
0.7610966563224792
0 references
