Approximation scheme for restricted discrete gate sizing targeting delay minimization (Q491218)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Approximation scheme for restricted discrete gate sizing targeting delay minimization |
scientific article; zbMATH DE number 6475145
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Approximation scheme for restricted discrete gate sizing targeting delay minimization |
scientific article; zbMATH DE number 6475145 |
Statements
Approximation scheme for restricted discrete gate sizing targeting delay minimization (English)
0 references
24 August 2015
0 references
combinatorial optimization
0 references
VLSI design
0 references
delay optimization
0 references
discrete gate sizing
0 references
fully polynomial time approximation scheme
0 references
0.7457366585731506
0 references
0.7394047379493713
0 references
0.734970211982727
0 references
0.6974115967750549
0 references
