A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization (Q4956715)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization |
scientific article; zbMATH DE number 7389962
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization |
scientific article; zbMATH DE number 7389962 |
Statements
A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization (English)
0 references
2 September 2021
0 references
