Optimizing Data Intensive Flows for Networks on Chips (Q5087092)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 7554715
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Optimizing Data Intensive Flows for Networks on Chips |
scientific article; zbMATH DE number 7554715 |
Statements
Optimizing Data Intensive Flows for Networks on Chips (English)
0 references
8 July 2022
0 references
divisible load theory
0 references
Voronoi diagram
0 references
multi-source
0 references
network on chip (NOC)
0 references
mesh
0 references
data-intensive load
0 references
load injection
0 references
0 references
0.8791075
0 references
0.86844385
0 references
0.8644397
0 references
0.8550449
0 references
0.85300267
0 references