Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors (Q5280768)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 6753322
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors |
scientific article; zbMATH DE number 6753322 |
Statements
Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors (English)
0 references
27 July 2017
0 references
