A low power approach to floating point adder design for DSP application (Q5932376)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1596164
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A low power approach to floating point adder design for DSP application |
scientific article; zbMATH DE number 1596164 |
Statements
A low power approach to floating point adder design for DSP application (English)
0 references
7 May 2001
0 references
high performance
0 references
floating point adder
0 references
0.7657771110534668
0 references
0.7098740935325623
0 references
0.6926678419113159
0 references
0.679444432258606
0 references
