Implementation of a communications channelizer using FPGAs and RNS arithmetic (Q5943330)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Implementation of a communications channelizer using FPGAs and RNS arithmetic |
scientific article; zbMATH DE number 1643000
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Implementation of a communications channelizer using FPGAs and RNS arithmetic |
scientific article; zbMATH DE number 1643000 |
Statements
Implementation of a communications channelizer using FPGAs and RNS arithmetic (English)
0 references
10 September 2002
0 references
field-programmable logic
0 references
digital signal processing
0 references
0.7768405079841614
0 references
0.7595223188400269
0 references
0.7486532330513
0 references
