Parallel, pipelined and folded architectures for computation of 1-D and 2-D DCT in image and video codec (Q5947745)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1661527
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Parallel, pipelined and folded architectures for computation of 1-D and 2-D DCT in image and video codec |
scientific article; zbMATH DE number 1661527 |
Statements
Parallel, pipelined and folded architectures for computation of 1-D and 2-D DCT in image and video codec (English)
0 references
21 April 2002
0 references
image compression
0 references
VLSI
0 references
parallel-pipelined architectures
0 references
0.8474718
0 references
0.8412058
0 references
0.8397837
0 references
0.8376537
0 references
0.8365175
0 references
