Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies (Q666232)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies |
scientific article; zbMATH DE number 6012887
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies |
scientific article; zbMATH DE number 6012887 |
Statements
Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies (English)
0 references
7 March 2012
0 references
transactional memory
0 references
hardware
0 references
network-on-chip
0 references
coherence protocol
0 references
performance
0 references
cycle-accurate simulation
0 references
write-through vs. write-back
0 references
0.762001633644104
0 references
0.7399749159812927
0 references
0.7235978245735168
0 references
0.7184153199195862
0 references
0.7166096568107605
0 references
